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SUMMARY 
By using digital CCD's for data storage and single-chip multiplier accumu- 
latorq a low-power, high-density convolution processor may be designed. 
The memory tradeoffs involving chip design and speed are related to the 
operation of the processor and several optimum memory organizations a.re 
given. The major limitation of a convolution processor designed with CCD 
memory chips is the inability to operate in real time except for slow aircraft 
speeds or coarse resolutions. Two methods of summing the products are 
evaluated with respect to speed, power, and space requirements. A con- 
volution processor is designed, and the number of chips as well as the power 
and volume requirements are determined using 4, 6-, and 8-bit data words. 
The processor is flexible because range samples may be traded for addi- 
tional azimuth samples by altering the control signals. The processor is 
also modular, and additional range or azimuth samples may be processed 
by adding more cards. Additional azimuth looks may be obtained by 
duplicating the single-look processor. 
1.0 INTRODCCTION 
The largest amount of hardware and the highest power requirement in a SAR 
data processor have been used to process the data in the azimuth o r  along- 
track dimension. The preftltered azimuth data are stored in  a corner- 
turning memory for the length of a synthetic aperture and convolved with the 
azimuth reference function to obtain processed azimuth samples. All range 
samples for a given azimuth position are processec? before processing the 
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next group of range namples. The convolution operation performed on N 
admuth samples may be expressed ‘by the equation: 
n=.(N+1)/2 
n= - 1)/2 
So(mT) = F h(nT)Si(mT - nT) , (1) 
So(mT) = complex output samples 
N = mnples  in synthetic aperture 
h(nT) = complex reference 
Si(mT = nT) = complex input samples. 
From eq. (l), the number of complex multiplications required per output 
sample is N, and the number of summations is N = 1. The in-phase and 
guadrature samples representing digitized radar returns collected for a 
synthetic aperture are stored in the CCD memories, multiplied by the com- 
plex reference functicn, and accumulated to give the azimuth-compressed 
signal (see Fig. 1). convolution processing requires a continuous stream of 
data with the oldest data sample being replaced by the newest sample after 
each azimuth output. 
2.0 CCD MEMORY CHARACTERISTICS 
The first element in the data path of Fig. 1 is the CCD memories, which 
store the samples until a synthetic aperture length of data has been collected. 
Three types of 65K CCD memories are  presently available from different 
sources. The 65K CCD memories from Fairchild, F464, and Texas 
Instruments, TMS 3064, are organized as sixteen 4K shift registers which 
operate at a maximum speed of 5 MHz. The single-bit output is selected 
from one of the 16 shift registers by a &bit address. The Intel device, 
2462, is organized as 256 registers of 256 bits each, and the maximum clock 
rate is 1 MHz. All three memories have a read-circulate, trite, and read- 
modify-write mode. \’ ien performing the convolution operation, the read- 
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Fig. 1. Azimuth Convolution Processor 
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recirculate and write modes are used. The TMS 3064 and the F464 chips 
2 require 12-V clock drivers, while T L clocks are used cn the 2462. The 
time required to output all 65K bits from the CCD memories o0) is 13.1 x 
loo3 s for the ' iXJ 3064 and the F464 when operating at a 5-MHz clock rate 
and 65.5 x loo3 s from the 2464 when operating ai a 1-MHa clock rate. This 
is the minimuin time to process all range samples for a particular azimuth 
position and provides a real-time azimuth resolution, Wa, of 
WA = 1.25ToVa 
where Va is the aircraft velocity, and 1.25 azimuth samples p-r resolvable 
element are processed to give 30-dB azimutk sidelc%s. 
Asaiming an aircraft speed of 1000 it/& the best azimuth resolution avail- 
able in real time is 16.4 ft from the 3'464 and TMS 3064 devices and 81.8 ft  
from Intel's 2464. Bettcr azimutk resolution may be obtained by recxding 
the data on mw.ztic tape ill red time and using a lower speed for playback. 
Five-ft re,wlution may be c i f ained by reducing thc tape playback speed by a 
factor of 3.3. This assumes enough complex m-lidpliers are used so that 
the shift rate in the CCD memory is the limiting parameter. 
3.0 PROCESSOR MEMORY ORGANIZATION 
Many combinations of bit length, range samples, and azimuth samples for a 
CCD memory chip are available as shown in Table 1. To avoid complex 
timing or address record keeping, the product of the bits per data word and 
the range samples should equal some multiple of the shift register length. 
Because the chips are organized as single-bit input and output, several bits 
of the same word may be stored sequentially in each shift regihter. Yowever, 
if parallel multipliers are used in the correlator, a serial-to-parallel con- 
verter must be used at each CCD output, Such an organization is desirable 
only if the number of range samples is less than the CCD shift register 
length, in which case part of the shift register would remain unused. The 
number of bits per data word, NB, column 1 of Table 1, is determiqed by 
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-- TABLE 1 - OPTIMUM CHIP ORGANIZATIONS 
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the dynamic range requirements and wil: be considered fixed at 4, 6, or 3 
bits, although there iz some interest in single-bit processors. The number 
a€ clock pulses per data word, CP, determines how many bits of each data 
word are stored on a chip. The m z t  practical combinations are a singlc- 
clock pulse, Cp = 1, in which case a single bit is stored in each chip and 
NB parallel chips are required; and Cp = NB, in which case all bits of a 
data word are stored or1 a single chip and the data are output serially. The 
number of range samples, NRI stored for each azimlith sample (column 3 
of Table 1) is given by 
where Nsh is the number of bits pel shift reea te r  in  the CCD, and m is 
the number of shift registers filled by a range F.ne of data. The upper limit 
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of rn is tbe lwmber of sbjft registers in the CCD, 16 in the TMS 3064 and 
F464, and 256 in the Intel 2462. The number of range samples per PRF is 
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KAS 
r 
N * = - r  s 
w b r e  AS is the slant range swath and Wr is the slant range resolution. 
The number of ShiA registers in a CCD required to store a range sample 
is given by combining eq. (3) and (4) and solving for m: 
The number of azimuth samples stored in a CCD memory, cohrmn 4 of 
Table 1, is given 
is the number of bits in a CCD (64K). The number of azimuth where NCCD 
samples across the synthetic aperture, Nm required to process the data 
to an azimuth resolution, Wa, is given by. 
0)  K K % A  = Ls w = - 2 -  
a 
The number of chips required to store a fraction Cp/NB of the data is 
determined by dividing eq. (7) by eq. (6): 
'IS K % A  NRcP --- - =  
NAZ 2w," NCCD 
The total number of memory chips, NCH, is then obtained by multiplying 
eq. (8) by NB/Cp to give: 
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&A e-.= NRcP NB NLS%NB 0 (9) * m = a  
NCCD ‘P NCCD 
4.0 PROCESSORDESEN 
As an example of azlmuthprocessor design, a slant range swath of 10 mi is 
imaged at a maximum range of 30 mi with azimuth and range resohdion of 
10 ft with I andQ data channels of 4 bits each. The displacement caused by 
range curoatare may be &termlnedfrom the equatiw 
which for an X - b d  radar, A = 0.1 ft, is 1.15 ft. This is sufficiently 
small so that range curvature correction is unnecessary. The value of m 
is, from eq. 6) when using Nsl = 4096, and Cp = 1, 
-I? - 1.25 x 10 NMI x 6000 ft/NMI x 1 = 1-83 
= N&W, g 6 x  loft  . 
Because m must be an integer, the next highest value, m = 2, is chosen, 
This increases the slant range swath from 10 NMI to  10.9 NMI. The num- 
ber of range sampks is, frorAA eq. (3), 
The number of azimuth samples stored per chip is, from eq. (6), 
- NCCD 65 536 
N ~ ~ - ~ R . ~ p = ~ = 8  
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The number &'Jrdmuth 8arnpIes across the synthetic aperture, NL9 is 
determined from eq. (7) to be: 
i?RA - (1.25)'. SONMI x 6000ft/NMI x 0.1ft = Nu ='r - 
2 x (loft)' aw, 
Because 8 azimuth samples are storedper cbip, the number ofaztxnuth 
chips m@ed is 140/8 = 17.5, so 18 azimuth cMps are used, increasing 
the number of azimuth samples, Nw to 144. The total number af CCD 
chips required for azimuth processing may be determined from eq. (9) to be= 
Tb power Feqprired is appmdmakew 0.25 W/chip, or 36 W totaJ, for the 
memory and 19 W for the 42 clock d.r€vers. The memory and clock drivers 
r e q u i r e t h r e e p r i n W d r C u i t ~ .  
5.0 MULTIPLIER ACCUMULATOR 
The data are mtpt from the memory to the multipliers (see Fig. 1). The 
pmduct of the complex signal and the complex reference is formed and 
summed for aII azimuth data point.. The four products which are formed 
to give the in-phase and Quadrature components are: 
'8Q I Q - P ~ ~ s  = SiRi - 
The choices of integrated circuits to perform the complex multiplications are 
an &bit multiplier from Monolithic Memories and an &bit multiplielc 
accumulator from TRW. The multiplier chip requires an output latch as 
well as an adder stage and an accumulator to equal the capability of the &bit 
TRW multiplier accumulator. The combined space and power requirements 
of the multiplier, latch adder, an4accumulator combination are greater by 
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a factor a 2 than the space and power required by the TRW chip, which uses 
1.2 W to accomplish a multip~-acmmulafe operation €n 70 ns. Because the 
multiplier accumulator operates at greater than a 10-MHz rate, a single 
chip can accumulae the prothcts of either the in-phase or guadrature corn- 
poaents of eq. (11) by forming the first product and then adding or sub- 
tracting the second. The multiplier accumuIator output is a 1SMt sum of 
products which may aCcr)mocWe sixteen 15-bit products without overflow. 
-bit prcxhcts result from the multiplication of two &bit words. 
Sxty-four procasds of 11 bits each m y  be accumulated without overflow 
w l m  there are 6 Mts in the signal and the reference, and 256 products of 
7 bits each when there are 4 bits in the signal and the reference. If the data 
rate to the compression filter is slowed sufficiently so that 256 products of 
7 Mts each may be stoizd in the accumulator, only a minimum number of 
accumuhtors are required to do the convolution indicated in eq. (1). 
Aswlmiag a 5-MHz shift rate in the CCD'q a single accumulator may store 
the in-phase or qluadra;ture products for the eight azimuth samples stored in 
a CCD memory, The required number of multiplier iummulators is then 
144/8 x 2 = 36. The required power is 1.2 W/chip x 36 chips = 43 W. 
An aMitional8 W is required to multiplex the CCD outputs to form the two 
products indicated in eq. (11) for the in-phase and qmdrature channels. 
The final opemion in performing the comubxtion operation is to add the mt- 
plts the multiplier accumulators (18 I and 18 Q accumulators). The num- 
ber its output from each accumulator in the example used is 11 (16 
products of 7 bits each). The power required to accumulate the final 
products is 20 W, and the number of chips required to s r n  the accumulator 
outputs is 260, consisting of latches and adders. The output !s a 16-bit sum 
of products in I and Q, occurring each 1.6 ps. The power and chip require- 
ments for each function a r e  listed in Table 2. The reference function 
generator is not included in the table, but a reasonable estimate would be 
two cards and a total power consumption of 10 W. 
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6.0 CONCLUSIONS 
Modern CCD n-mories and signal processing chips provide the capability 
to design and build radar signal processors using a fraction of the volume 
and power required by present processors. As a comparison with current 
technology as exemplified by the SAPPHIRE processor, the size of an azi- 
muth processor employing CCD memories and signal processing chips 
would occupy seven percent of the valume and use five percent of the power. 
It would have applications where near -real -time processing was satisfactory 
and where low power, size, and volume were desirable. 
Other desirable attributes include a reduction in the number of indivichal 
printed circuit card types and the number of interconnections which enhance 
the reliability and rebrce the cost. The processor is flexible because range 
and azimuth tradeoffs may be performed within each chip as given m Table 1 
The processor is also modular with the basic module consisting of a single 
processor card which includes both the memory and the multiplier accumu- 
lator. As a result of fewer parts and simpler design, the life cycle costs 
of operation and maintenance are also reduced. 
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